Module Details
| Module Code: |
COMH6002 |
| Title: |
Computer Architecture
|
|
Long Title:
|
Computer Architecture
|
| NFQ Level: |
Fundamental |
| Valid From: |
Semester 1 - 2023/24 ( September 2023 ) |
| Field of Study: |
4811 - Computer Science
|
| Module Description: |
This module covers such topics as number systems and codes, Boolean algebra, sequential and combinational logic circuits, adders, registers and counters, and fundamental computer organisation. The representation of data in computer systems is outlined. Laboratory exercises help students gain the knowledge necessary to understand number systems and logic circuits.
|
| Learning Outcomes |
| On successful completion of this module the learner will be able to: |
| # |
Learning Outcome Description |
| LO1 |
Explain the basic elements and interconnections that make up a computer. |
| LO2 |
Appraise the use of number systems and code in computer systems. |
| LO3 |
Describe low-level program execution. |
| LO4 |
Examine and implement sequential and combinatorial circuits. |
| LO5 |
Describe logic and explain logic circuitry as used in ALU and memory. |
| Dependencies |
Module Recommendations
This is prior learning (or a practical skill) that is strongly recommended before enrolment in this module. You may enrol in this module if you have not acquired the recommended learning but you will have considerable difficulty in passing (i.e. achieving the learning outcomes of) the module. While the prior learning is expressed as named MTU module(s) it also allows for learning (in another module or modules) which is equivalent to the learning specified in the named module(s).
|
|
Incompatible Modules
These are modules which have learning outcomes that are too similar to the learning outcomes of this module. You may not earn additional credit for the same learning and therefore you may not enrol in this module if you have successfully completed any modules in the incompatible list.
|
| No incompatible modules listed |
Co-requisite Modules
|
| No Co-requisite modules listed |
Requirements
This is prior learning (or a practical skill) that is mandatory before enrolment in this module is allowed. You may not enrol on this module if you have not acquired the learning specified in this section.
|
| No requirements listed |
| Indicative Content |
|
Computer Architecture Overview
CPU: arithmetic and logic unit, control unit, central memory, ports, buses (control, data, address), memory, cache.
|
|
Low-Level Program Execution
Fetch-execute cycle: overview description of a processor (for example, Intel 80X86 family), bits, bytes, words, processing power. Peripherals: uses and operational characteristics.
|
|
Information Representation and Number Systems
Data representation: binary and hexadecimal notation, character codes (ASCII, EBCDIC), numeric codes (signed and unsigned binary including 1s and 2s complement, BCD, Gray code). Conversion from one data representation to another. Representation of data in software programmes, including integer and floating point variables. Hamming code, using Hamming codes and advantages and limitations.
|
|
Computer Logic
Boolean algebra, sequential and combinational logic circuits. Basic logic gates, Boolean algebra, Boolean expressions. Simplification, K-Map design, flip flops, shift registers, decoders, memory organisation, 1/2 + Full Adders. Components involved in a simple processor include registers, memory and ALU components (such as ripple carry adder).
|
|
Module Content & Assessment
|
| Assessment Breakdown | % |
|---|
| Coursework | 100.00% |
Assessments
| No End of Module Formal Examination |
| Reassessment Requirement |
Coursework Only
This module is reassessed solely on the basis of re-submitted coursework. There is no repeat written examination.
|
The University reserves the right to alter the nature and timings of assessment
Module Workload
| Workload: Full Time |
| Workload Type |
Contact Type |
Workload Description |
Frequency |
Average Weekly Learner Workload |
Hours |
| Lecture |
Contact |
Lecture to deliver the theory that underpins the learning outcomes |
Every Week |
2.00 |
2 |
| Lab |
Contact |
Lab to support the learning outcomes |
Every Week |
2.00 |
2 |
| Independent & Directed Learning (Non-contact) |
Non Contact |
Independent study |
Every Week |
3.00 |
3 |
| Total Hours |
7.00 |
| Total Weekly Learner Workload |
7.00 |
| Total Weekly Contact Hours |
4.00 |
| Workload: Part Time |
| Workload Type |
Contact Type |
Workload Description |
Frequency |
Average Weekly Learner Workload |
Hours |
| Lecture |
Contact |
Lecture to deliver the theory that underpins the learning outcomes |
Every Week |
2.00 |
2 |
| Lab |
Contact |
Lab to support the learning outcomes |
Every Week |
2.00 |
2 |
| Independent & Directed Learning (Non-contact) |
Non Contact |
Independent Study |
Every Week |
3.00 |
3 |
| Total Hours |
7.00 |
| Total Weekly Learner Workload |
7.00 |
| Total Weekly Contact Hours |
4.00 |
|
Module Resources
|
| Recommended Book Resources |
|---|
-
Warford J S. (2010), Computer Systems, 4. Jones & Bartlett Publishers, [ISBN: 9780763771447].
-
R. C. Detmer. (2014), Introduction to 80X86 Assembly Language and Computer Architecture, 3. Jones & Bartlett Publishers, [ISBN: 9781284036121].
| | This module does not have any article/paper resources |
|---|
| Other Resources |
|---|
-
Website, Pep/8 assembler and simulator,
-
E-Book, David Tarnoff. (2011), Computer Organization and Design
Fundamentals, http://faculty.etsu.edu/tarnoff/138292/,
|
|
